Intel “challenges” ASML and others to make bigger high-NA masks

Bigger masks would enable chipmakers to expose more wafer area in a single step, removing design constraints and possibly increasing throughput.

Paul van Gerven

This article is exclusively available to premium members of Bits&Chips. Already a premium member? Please log in. Not yet a premium member? Become one and enjoy all the benefits.

Login

Become a premium member